	8		with the voltage ramp, said operational amplifier operating in a linear
un's	9		mode, whereby said output voltage approximates a multiple of the
	10		voltage ramp;
	11	d.	transistor means electronically connected to said operational amplifier
	12		circuit, said transistor means operating in linear mode during capacitor
	13		charging, and subsequently reaching a full-ON state; and
	14	e.	energy storage load means connected to said transistor means for
	15		receiving a full power supply after said transistor means reaches its
	16	entratives and a supplementary that develop the 1 to down 10 to 2	said full-ON state.
	16	Please cancel clai	said full-ON state.  ms 5 and 9 – 16, and add the following new claims:
	16	Q	
4		The inrush	ms 5 and 9 – 16, and add the following new claims:
	1	The inrush said means for pro	ms 5 and 9 – 16, and add the following new claims:  a circuit of claim 1, further comprising time delay means connected to
	1	The inrush said means for programmer.  The inrush about 50 ms.	ms 5 and 9 – 16, and add the following new claims:  a circuit of claim 1, further comprising time delay means connected to eviding a voltage ramp.
	1 2 1	said means for programmer.  The inrush about 50 ms.	ms 5 and 9 – 16, and add the following new claims:  a circuit of claim 1, further comprising time delay means connected to eviding a voltage ramp.